PIC16C765T-I/L【PDF 85/165 页】IC MCU OTP 8KX14 USB 44PLCC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3890

81页 82页 83页 84页 [85页]86页 87页 88页 89页

PIC16C745/765

DS41124C-page 26

Preliminary

2000 Microchip Technology Inc.

4.2.2.5

PIR1 REGISTER

This register contains the individual flag bits for the

peripheral interrupts.

REGISTER 4-5:

PERIPHERAL INTERRUPT REGISTER1 (PIR1: 0Ch)

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit, GIE (INTCON<7>). User soft-

ware should ensure the appropriate inter-

rupt flag bits are clear prior to enabling an

interrupt.

R/W-0

R-0

R/W-0

PSPIF(1)

ADIF

RCIF

TXIF

USBIF

CCP1IF

TMR2IF TMR1IF

R = Readable bit

W = Writable bit

U = Unimplemented bit,

read as ‘0’

-n = Value at POR reset

bit7

bit0

bit 7:

PSPIF(1): Parallel Slave Port Read/Write Interrupt Flag bit

= A read or a write operation has taken place (must be cleared in software)

= No read or write has occurred

bit 6:

ADIF: A/D Converter Interrupt Flag bit

= An A/D conversion completed (must be cleared in software)

= The A/D conversion is not complete

bit 5:

RCIF: USART Receive Interrupt Flag bit

= The USART receive buffer is full (clear by reading RCREG)

= The USART receive buffer is empty

bit 4:

TXIF: USART Transmit Interrupt Flag bit

= The USART transmit buffer is empty (clear by writing to TXREG)

= The USART transmit buffer is full

bit 3:

USBIF: Universal Serial Bus (USB) Interrupt Flag

= A USB interrupt condition has occurred. The specific cause can be found by examining the contents

of the UIR and UIE registers.

= No USB interrupt conditions that are enabled have occurred.

bit 2:

CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

= A TMR1 register capture occurred (must be cleared in software)

= No TMR1 register capture occurred

Compare Mode

= A TMR1 register compare match occurred (must be cleared in software)

= No TMR1 register compare match occurred

PWM Mode

Unused in this mode

bit 1:

TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

= TMR2 to PR2 match occurred (must be cleared in software)

= No TMR2 to PR2 match occurred

bit 0:

TMR1IF: TMR1 Overflow Interrupt Flag bit

= TMR1 register overflowed (must be cleared in software)

= TMR1 register did not overflow

Note 1: Parallel slave ports not implemented on the PIC16C745; always maintain this bit clear.

745cov.book Page 26 Wednesday, August 2, 2000 8:24 AM

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式